

## (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2002/0080644 A1 (43) **Pub. Date:**

# Jun. 27, 2002

#### (54) MAGNETIC RANDOM ACCESS MEMORY

### (75) Inventor: **Hiroshi Ito**, Yokohama-shi (JP)

Correspondence Address: **BANNER & WITCOFF** 1001 G STREET N W **SUITE 1100** WASHINGTON, DC 20001 (US)

- (73) Assignee: Kabushiki Kaisha Toshiba, Minato-ku
- (21) Appl. No.: 09/987,980 (22) Filed: Nov. 16, 2001
- (30)Foreign Application Priority Data

(JP) ...... 2000-395723

#### **Publication Classification**

- (51) Int. Cl.<sup>7</sup> ...... G11C 11/00
- **ABSTRACT** (57)

A bias voltage generating circuit includes a series circuit of a magneto-resistance element and a MOS transistor. The MR ratio of the magneto-resistance element in the series circuit is set to 1/2 the MR ratio of the magneto-resistance element in a memory cell. An adjusting resistor has a resistance value 1/2 the interconnection resistance of a bit line. A bias voltage generating circuit applies a bias voltage to a sense current source. When a constant current flows in the bias voltage generating circuit, the sense current source supplies a sense current equal to the constant current to a bit line.

